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Tensile strained silicon (Si) enhances electron mobility by lifting the conduction band degeneracies, reducing carrier scattering and increasing the population of carriers in sub-bands with lower transverse effective mass [1] . Strained Si implemented in radio frequency complimentary metal oxide on semiconductor (RFCMOS) shows good prospects for mixed signal solutions. The epitaxial deposition of Si on silicon-germanium strain relaxed buffers (SiGe SRBs) generates biaxial tensile strain in the Si layer with a strain magnitude that is proportional to the degree of lattice mismatch. Manufacturing difficulties such as the production cost of graded buffers, process optimization, silicidation chemistry, yield and device issues such as germanium (Ge) out diffusion, oxide interface properties and self-heating, have made uniaxial (or process induced) strain preferable to biaxial strain.
Uniaxial strain induced by silicon nitride (Si 3 N 4 ) contact etch stop layers and source/drain silicon-germanium (SiGe) selective epitaxial growth have made inroads into industrial CMOS processes [2, 3] . The stress magnitude predicted by simulations of such devices is as high as 600 MPa [4] . This is less than what is obtainable on biaxial strained substrates, where stress magnitudes in excess of 1.4 GPa can be realised, corresponding to strained Si epitaxially grown on a Si 0.8 Ge 0.2 SRB. Since much larger values of strain can be realized, it is worthwhile to investigate some of the challenges that arise from strained layer heteroepitaxy. This investigation addresses one such challenge, namely, self-heating and its impact on analog metal oxide on semiconductor field effect transistor (MOSFET) performance.
Self-heating arises from the lower thermal conductivity of SiGe relative to Si, which means that the MOSFET is less capable of dissipating heat as the channel current is increased since the channel is separated from the substrate by a low thermal conductivity SRB layer [5, 6] . The consequence is increased carrier scattering that lowers the drain current in saturation as the drain voltage is increased. This effect is more pronounced in short channel devices where the power levels are higher. Self-heating is important in analog devices where the duty cycle is higher (the MOSFET is on for longer periods of time) and the drain conductance behaviour of the MOSFET is important because of its relationship with the output resistance and self-gain. Self-heating is most observable in the MOSFET output characteristics where the reduction in the drain current from its saturation magnitude is obvious as the drain voltage is increased. This amounts to a negative drain conductance which causes a negative self-gain and thus renders the circuit behaviour anomalous by causing non-linear operation and phase shift [7] . Simulations of the frequency response of high gain amplifiers using bipolar junction transistors showed that self-heating can cause serious errors in the small signal parameters and affect the compensation of such circuits [8] . Self-heating was reported to exacerbate current mismatch due to localized temperature differences which affect the performance of circuits such as current mirrors and digital-to-analog converters that strongly depend on current matching [9] . It was also shown that small signal amplifier characteristics displayed visible anomalies due to self-heating. Hence, circuit designers using strained Si technology on SiGe SRBs must be careful to ensure that the bias terminals of the MOSFET are such that the drain conductance is not negative. This implies limitations in the range of gate and drain voltages caused by the possibility of negative drain conductance.
Thin SiGe SRBs have been proposed as a method of reducing self-heating in strained Si MOSFETs [10, 11] . Conventional graded buffers have thicknesses that are normally on the order of one or several micrometers thick however literature shows that progress has been made on the reduction of buffer thicknesses. Some studies on thin SiGe SRB technology focus on materials growth and characterization [12] [13] [14] whereas others focus on self-heating in devices [10, 11, [15] [16] [17] [18] [19] [20] [21] . The introduction of point defects during the growth of the SRB has been demonstrated as a method of fabricating thin SiGe SRBs [13] . Si 0.6 Ge 0. 4 SRBs with thicknesses as low as 40 nm to 60 nm were achieved by MBE grown on Si substrates with point defect supersaturation at low growth temperatures [14] . Thicknesses below 100 nm were achieved for SiGe SRBs with Ge percentages as high as 70% [13] . 500 nm thick Si 0.56 Ge 0.44 SRBs prepared by low energy plasma enhanced chemical vapour deposition (PECVD) with acceptable defect density magnitudes were reported but were used in fabricating modulation doped field effect transistors (MODFETs) [20] . Olsen et al used 200 nm SiGe SRBs to demonstrate that some of the performance enhancement lost to self-heating at high terminal voltages in thick SRB devices can be recovered by scaling the buffer thickness [10] . Strained Si pMOSFETs on a 400 nm Si 0.8 Ge 0.2 SRB were demonstrated by Lei et al [18] with on-state enhancements of 25%. Sawano et al achieved 100 nm SRB thickness with 17% Ge content and full relaxation using ion implantation [21] .
There has been no reported investigation on the impact of SiGe SRB scaling on the analog performance of strained Si MOSFETs. This investigation for the first time shows the impact of self-heating on the analog performance of strained Si MOSFETs and how thin SiGe SRBs can be used to limit the deleterious nature of self-heating by relaxing the limitations imposed on the design space.
II. DEVICE FABRICATION
A Si control wafer, a wafer with strained Si grown on a conventional thick SiGe SRB and a wafer with strained Si on a thin SiGe SRB were co-processed. The device on the thick 4 µm SiGe SRB comprised a 2.5 µm graded buffer, a 1.5 µm constant composition Si 0.8 Ge 0.2 layer and a 10 nm tensile strained Si layer. In the case of the thin SiGe SRB devices, a layer of SiGe:C was used to achieve high strain relaxation. The total thickness in the thin SRB was 425 nm. The MOSFETs underwent an identical MOSFET process fabrication flow. A 1.4 nm gate oxide was thermally grown followed by 100 nm pre-doped poly deposition. Next was gate definition, source/drain shallow implants, halo implants to control short channel effects, sidewall spacer formation, source/drain deep implants, nickel silicidation and aluminum metallization. A variety of gate lengths were fabricated with 10 µm gate widths. Fig. 1 shows the cross-sectional TEM of the thin and thick SiGe strain relaxed.
III. ELECTRICAL RESULTS AND DISCUSSION
Using the split CV technique with series resistance correction [22] , the effective mobility was extracted from 1 µm gate length devices. Fig. 2 shows the effective electron mobility as a function of the vertical effective field. The thin and thick SRB devices both exhibited 100% mobility enhancement compared with the Si control device. This result shows that the effective strain in the thin and thick SiGe SRB devices is equivalent and that buffer scaling has not adversely affected mobility enhancement.
A model was developed in [23] for small signal output admittance parameters in silicon-on-insulator (SOI) MOSFETs and was used to show the non-linear behaviour of CMOS inverters and cascode amplifiers with self-heating taken into account [7] . Using this model, the DC self-gain of the MOSFET can be expressed as
where A V is the self-gain, g m is the transconductance, g DS is the drain conductance, R TH is the thermal resistance, θ is the temperature sensitivity of the mobility and I DS is the drain current.
From equation (1), it is apparent that a high R TH will have a negative impact on the A V of the MOSFET. Due to the lower thermal conductivity of SiGe, the thermal resistance of SiGe buffers is higher than that of Si and increases with the buffer thickness. show that self-heating is an important factor in NML MOSFETs. It can be seen in Fig. 3(a) that the 1 µm gate length strained Si nMOSFETs have significant self-gain enhancement compared with the Si control device for V DS less than 1 V. At V DS = 0.5 V, the self-gain of the strained Si nMOSFETs is an order of magnitude higher than the Si control device. As V DS is increased, the percentage enhancement in the self-gain is reduced particularly for the strained Si nMOSFET on the thick SiGe SRB where the self-gain becomes higher in Si. The reduction in the self-gain at high V DS is due to self-heating and it can be seen from Fig The problem of negative self-gain due to self-heating in the strained Si nMOSFET on the thick SiGe SRB imposes limits on the range (i.e. design space) of drain and gate voltages (V GS & V DS ) useable in analog circuits designed for high gain. To best illustrate the impact of the buffer thicknesses on the design space, two-dimensional contour plots are used as shown in Fig. 4a and Fig. 4b . Fig. 4a and Fig. 4b show the self-gain contours as functions of the V GS and V DS for the 0.1 µm strained Si nMOSFETs on the thick and thin SRB respectively. In Fig   4a , approximately 40% of the design space area is comprised of negative self-gain, which imposes very rigid limitations on the bias potentials available for delivering positive self-gain.
Drain voltages above 1.1 V for all gate voltages yield negative self-gain with the strain Si nMOSFETs on the thick SiGe SRB. In Fig. 4b , the percentage area of the design space comprised of negative self-gain is reduced to 15% because the potentials that cause negative drain conductance are higher in magnitude thereby demonstrating the effectiveness of thin SiGe SRBs in reducing the impact of self-heating. Hence, reducing the buffer thickness from 4 µm to 425 nm reduces the percentage area of negative self-gain on the contour maps from 40% to 15%. These plots indicate that the use of thin SiGe SRBs relax the restrictions that self-heating imposes on the design space if normal analog circuit operation is to be ensured.
Self-heating also has a deleterious impact on the cut-off frequency of the device which is another important analog metric. The cut-off frequency of the MOSFET is proportional to the drain current and the transconductance. The performance enhancement in the drain current of the strained Si device, which is reduced by self-heating at higher power densities, can be recovered by thinning the SiGe buffer. The performance enhancement is dependent on the terminal voltages of the MOSFET since the self-heating is a function of the power levels. Fig. 5a shows the contour map of the performance enhancement in the 0.1 µm gate length strained Si device on the thick SiGe SRB compared with the Si control whereas Fig. 5b shows that of the strained Si nMOSFET on the thin SiGe SRB. Fig. 5a and Fig. 5b show that the area with performance enhancement is approximately 25% and 90% for the strained Si nMOSFETs on the thick and thin SiGe SRB respectively. In the strained Si nMOSFET on the thick SiGe SRB, performance enhancement is evident only for small gate overdrives and drain voltages because of self-heating at high power levels. This shows that much of the performance enhancement lost to self-heating in the strained Si devices on the thick SRBs is recovered in the strained Si devices on the thin SRBs. This is important for high speed analog devices where the mobility enhancement due to strain can be manifested as higher cut-off and maximum oscillation frequencies.
AC conductance measurements have been performed on the strained Si devices so as to remove the effects of self-heating and extract the intrinsic device characteristics [24, 25] .
The thermal resistance is also extracted from these measurements. The output characteristics derived from the AC conductance technique is shown in Fig. 6 where the reduction in the drain current characteristics due to self-heating has been removed by the high frequency measurements. Fig. 7 shows the self-gain for 0.1 µm and 1 µm gate length nMOSFETs using the high frequency (10 MHz) drain conductance measurements. Negative self-gain is absent in the 0.1 µm gate length strained Si nMOSFET on the thick SiGe SRB and the intrinsic performance of the device shows that the self-gain compared with Si control is improved by mobility enhancement due to strain. Since the device under real circuit operation will not be biased with a high frequency AC drain signal, the high frequency measurements of Fig. 6 and Fig. 7 show the potential performance if the challenge of self-heating is solved.
The impact of self-heating on the cut-off frequency is also ascertained by measuring the maximum cut-off frequencies, f t MAX , of the devices at DC and at 10 MHz at a drain voltage of 2 V. Fig. 8 shows the percentage enhancements in f t MAX for the strained Si devices on the thick and thin SiGe SRBs as functions of the gate length with and without self-heating. The percentage enhancement of f t MAX compared with the Si control extracted with self-heating present reduces from 30% at 1 µm to -15% at 0.1 µm in the thick SRB device and from 30% at 1 µm to 10% at 0.1 µm in the thin SRB device. This is expected since self-heating increases as the gate length is reduced. By reducing the thickness of the SiGe SRB from 4 µm to 425 nm, 25% of the f t MAX enhancement lost to self-heating at 0.1 µm gate length is recovered thereby demonstrating the effectiveness of thinning the SiGe buffer. In the absence of self-heating, Fig. 8 shows that the percentage enhancement of f t MAX reduces from 30% at 1 µm to approximately 20% at 0.1 µm for both devices. Since 10% of the f t MAX enhancement is still lost with self-heating removed, other factors such as series resistance and mobility degradation (due to the higher channel doping in the strained Si devices) may be present.
The thermal resistance is a measure of the heat conduction efficiency and can be used to evaluate the amount of self-heating in the respective devices. The thermal resistances of the strained Si devices have been calculated using (2) below which is a semi-empirical MOSFET model with the temperature dependencies of the threshold voltage and effective mobility taken into account. It was first derived for SOI MOSFETs in [25] and later used for strained
Si MOSFETs on SiGe SRBs in [11, 26] . Fig. 9 shows the rise in the device temperature as a function of the DC power level where the higher temperatures are evident in the strained Si nMOSFETs on the thick SiGe SRB. It is also observed that reducing the thickness of the SiGe SRB from 4 µm to 425 nm reduces the temperature rise in the device by 30% which is responsible for higher drive current and higher self-gain in the thin SiGe SRB device. The thermal resistance, which is calculated as ( )( )
, is extracted from the slope of the line of best fit in Fig. 9 . The thermal resistances of the 0.1 µm gate length strained Si nMOSFETs on the thick and thin SiGe SRB were 30.5 K.mW -1 and 16.6 K.mW -1 respectively.
This amounts to approximately 50% reduction of the thermal resistance in the strained Si device on the thin SiGe SRB.
Due to the fact that heat dissipation in strained Si nMOSFETs is not only dependent on the thickness of the SiGe SRB, it is difficult to make comparisons of thermal resistances between devices that are not co-fabricated. The gate length has an impact on the thermal resistance. The thermal resistance is known to increase as the gate length is reduced because the smaller cross-sectional area of the MOSFET reduces the heat conduction efficiency to the Si substrate [27] . The strained layer thickness also affects the thermal resistance since the typical strained Si thickness is much lower than the room temperature phonon mean free path (200 nm to 300 nm at 300 K in Si) and phonon scattering at the Si/SiGe heterointerface will contribute to the thermal resistance [27] . Other parameters such as the source/drain extension and the sidewall spacer width will also affect the thermal resistance. illustrates that fact that the design space becomes more rigid as for short channel MOSFETs.
There is already a long-term expectation in the semiconductor industry for scaling the power supply voltages (V DD ) [28, 29] , a trend that can alleviate the problem of self-heating in highly scaled analog MOSFETs as V DS may be reduced below V DS MAX . Scaling V DD is essential in CMOS because the high lateral electric field caused by aggressive gate length scaling has a negative impact on device reliability and also because of the rapidly increasing power density in very large scale integration applications [30] . Power supply scaling is even more important in some mixed signal wireless circuits where battery life is critical. However, since V DD is not being scaled as aggressively as the MOSFET gate length, the problem of V DS MAX is improved by 30% for all the gate lengths in the strained Si nMOSFETs on the 425 nm thick SiGe SRB compared with the strained Si devices on the 4 µm thick SiGe SRB. Fig.   11 shows that SRB thinning is necessary for analog MOSFETs implemented in strained Si since the V DD scaling has not gone below V DS MAX .
Scaling the power supply voltages has implications on the processing speed of CMOS circuits. As the drain voltage is reduced, the lateral electric field is reduced and hence, the velocity of the electrons entering the drain is also reduced. Higher drain voltages therefore translate to shorter gate delay however, at the cost of higher power dissipation and self-heating. This trade-off between the on-state speed and the power dissipation is well known to CMOS circuit designers. Hence, as progress is made on the ITRS initiative of power supply scaling, the importance of high mobility channels becomes more apparent as technologists seek to maintain circuit speed at reduced power supplies. performance reduction occurs at a higher drain voltage for the thin SiGe SRB is indicative of the fact that self-heating is reduced in the device by virtue of lower thermal resistance. Fig. 12 shows that the improvements in the on-state performance increases as the drain voltage is reduced and is 15% higher for the strained Si nMOSFET on the thin SiGe SRB at V DS =0.5 V.
This is encouraging since Fig. 11 shows V DD could be scaled to 0.5 V in the near future.
Hence, the reduction in on-state performance from V DS scaling is replenished by the performance enhancement from tensile strain. The results here indicate that the ITRS projection of supply-voltage scaling is promising for the prospects of strained Si nMOSFETs on thin SiGe SRBs since higher performance enhancement compared with the Si control is obtainable at lower V DS . As V DD is scaled below V DS MAX , which is 30% higher for the thin SiGe SRB, the problem of negative self-gain is diminished and better on state performance enhancement is obtained.
IV. CONCLUSIONS
Analog circuit designers using strained Si/SiGe technology must be careful not to bias MOSFETs in the design space of negative drain conductance otherwise the circuit may produce negative gain and anomalous non-linear phase shift. It has been shown that reducing the thickness of the SiGe SRB improves the design space of analog MOSFETs by reducing the impact of self-heating. Measured data shows that the drain conductance in 425 nm thick SiGe SRB devices is improved by 40% compared to the 4 µm thick SiGe SRB devices. A 45% improvement in self-gain compared with bulk Si was also obtained using thin SiGe
SRBs. AC conductance measurements were used to extract the thermal resistance of the strained Si devices which was 50% lower in the strained Si nMOSFETs on the 425 nm thick SiGe SRB where the temperature rise in the device was reduced by 30% compared with the strained Si nMOSFETs on the 4 µm thick SiGe SRB. The intrinsic drain current was used to compute the true self-gain of the MOSFETs, which showed over 100% enhancement in the strained Si nMOSFETs. Measured data shows that thinner buffers are required to mitigate self-heating in short channel devices and the maximum drain voltage for positive self-gain is improved by 30% in the strained Si devices on the 425 nm thick SiGe SRB compared with the 4 µm thick SiGe SRB. Since there are limits to how thin SiGe SRBs can be and how small the drain voltage can be scaled, the application requirements will determine which parameter will be addressed more aggressively to ensure positive self-gain.
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